Electronic DeviceNews

Intel Tiger Lake ES May Have Hit 4.0 GHz Clock Speed on All Cores

An Intel Tiger Lake Engineering Sample CPU has reportedly reached a clock speed of 4.0 GHz turbo on all of its cores and a single-core turbo of 4.3 GHz. While nonetheless, below Intel’s mature 14nm mobile Comet Lake processors, which go as much as 4.9 GHz. It would mark a sharp enhancement over Ice Lake’s frequencies.

The information was posted this week in a tweet by KOMACHI_ENSAKA, who has previously posted details about yet to release products, a follow-up tweet clarified in one other that it involved the chip’s boost frequencies.

For comparison, the quickest Ice Lake SKU, the Intel Core i7-1065G7, has a single-core turbo of 3.9 GHz and an all-core enhance of 3.5 GHz, so Tiger Lake hitting 4.0 GHz or more would be sizable increase. Since it concerns an engineering instance, final clock speeds might be even higher.

The clock speed increase would point out additional improvements of the 10nm course, which has struggled with meeting the efficiency of Intel’s exceptionally optimized 14nm procedure (which is hitting 5.0 GHz on all cores for desktop CPUs), other than its yield issues. Ice Lake is developed on the 10nm+ variant, while Tiger Lake is about to feature the improved 10nm++ course, making a rise in frequencies not unexpected.

Tiger Lake will pack the improved Willow Cove architecture with possibly high single-digit IPC gains and 96 Xe execution units on the graphics side. Tiger Lake will roll out in the first half of 2020, Intel head engineering officer Murthy stated.


Michelle Campbell

Michelle is leading the electronic devices column. She is a very renowned tech expert and has worked in many projects, some of which hold in a proper place in the industry. She always encourages her group to talks about the concerns related to the industry and enhances their knowledge. She can influence a vast public with her writing skills and her thought process.

Related Articles

Leave a Reply

Your email address will not be published. Required fields are marked *